What is claimed is:

1

21

1	1. A gate process for an embedded memory device,
2	comprising the steps of:
3	providing a semiconductor silicon substrate having a
4	memory cell area and a logic circuit area;
5	forming a first dielectric layer overlying the
6	semiconductor silicon substrate;
7	forming a gate structure overlying the first dielectric
8	layer of the memory cell area;
9	forming a protective layer overlying the first
10	dielectric layer and the top and sidewall of the
11	gate structure;
12	forming an insulating spacer overlying the protective
13	layer disposed overlying the sidewall of the gate
14	structure;
15	performing a pre-cleaning process to remove the
16	protective layer and the first dielectric layer
17	overlying the logic circuit area;
18	forming a second dielectric layer overlying the logic
19	circuit area; and
20	forming a gate layer overlying the second dielectric

2. The gate process for an embedded memory device as claimed in claim 1, wherein the memory cell area comprises a flash memory cell or a DRAM cell.

layer of the logic circuit area.

- 1 3. The gate process for an embedded memory device as
- 2 claimed in claim 1, wherein the first dielectric layer is a
- 3 silicon oxide layer.
- 1 4. The gate process for an embedded memory device as
- 2 claimed in claim 1, wherein the gate structure overlying the
- 3 memory cell area comprises:
- a floating gate layer formed overlying the first
- 5 dielectric layer of the memory cell area;
- a dielectric structure formed overlying the floating
- 7 gate layer; and
- a control gate layer formed overlying the dielectric
- 9 structure.
- 1 5. The gate process for an embedded memory device as
- 2 claimed in claim 1, wherein the protective layer is a
- 3 silicon oxide layer or a silicon nitride layer.
- 1 6. The gate process for an embedded memory device as
- 2 claimed in claim 1, wherein the protective layer has a
- 3 thickness of 50~500Å.
- 1 7. The gate process for an embedded memory device as
- 2 claimed in claim 1, wherein the pre-cleaning process removes
- 3 the protective layer and the first dielectric layer disposed
- 4 outside the insulating spacer overlying the memory cell
- 5 area.
- 1 8. The gate process for an embedded memory device as
- 2 claimed in claim 1, wherein the second dielectric layer is a
- 3 silicon oxide layer.

The gate process for an embedded memory device as 9. 1 claimed in claim 1, wherein the second dielectric layer is 2 3 formed overlying the memory cell area. 1 The gate process for an embedded memory device as claimed in claim 1, wherein the formation of the gate layer 2 overlying the logic circuit area comprising the steps of: 3 depositing a conductive layer overlying the second 4 5 dielectric layer; first photoresist layer overlying forming а 6 conductive layer to cover the logic circuit area; 7 etching the conductive layer overlying the memory cell 8 9 area; removing the first photoresist layer; 10 forming a second photoresist layer to cover the memory 11 cell area and has a pattern corresponding to the 12 gate layer overlying the logic circuit area; 13 removing the exposed conductive layer, in which the 14 conductive layer remaining overlying the logic 15 circuit area serves as the gate layer; and 16 17 removing the second photoresist layer. 1 A gate structure for an embedded memory device, 11. 2 comprising: 3 a semiconductor silicon substrate having a memory cell area and a logic circuit area; 5 a tunnel dielectric layer formed overlying the memory cell area of the semiconductor silicon substrate:

a gate structure formed overlying the tunnel dielectric

layer of the memory cell area;

7

8

- 9 a protective layer formed overlying the tunnel 10 dielectric layer and the sidewall of the gate 11 structure;
- an insulating spacer formed overlying the protective layer disposed overlying the sidewall of the gate structure;
- a gate dielectric layer overlying the logic circuit

 area of the semiconductor silicon substrate; and

 a gate layer formed overlying the gate dielectric layer
- of the logic circuit area.
- 1 12. The gate structure for an embedded memory device
- 2 as claimed in claim 11, wherein the memory cell area
- 3 comprises a flash memory cell or a DRAM cell.
- 1 13. The gate structure for an embedded memory device
- 2 as claimed in claim 11, wherein the tunnel dielectric layer
- 3 is a silicon oxide layer.
- 1 14. The gate structure for an embedded memory device
- 2 as claimed in claim 11, wherein the gate structure overlying
- 3 the memory cell area comprises:
- a floating gate layer formed overlying the first
- 5 dielectric layer of the memory cell area;
- a dielectric structure formed overlying the floating
- 7 gate layer; and
- 8 a control gate layer formed overlying the dielectric
- 9 structure.

1

- 1 15. The gate structure for an embedded memory device
- 2 as claimed in claim 11, wherein the protective layer is a
- 3 silicon oxide layer or a silicon nitride layer.
- 1 16. The gate structure for an embedded memory device
- 2 as claimed in claim 11, wherein the protective layer has a
- 3 thickness of 50~500Å.
- 1 17. The gate structure for an embedded memory device
- 2 as claimed in claim 11, wherein the gate dielectric layer is
- 3 a silicon oxide layer.
- 1 18. The gate structure for an embedded memory device
- 2 as claimed in claim 11, wherein the gate layer is a
- 3 polysilicon layer.

١

1